In an SoC, 16 arbitration bits are available to allow the two CPUs to arbitrate for shared resources.
The 16 arbitration bits are mapped into CPU register memory spaces.
To request the shared resources, the requesting CPU sets the arbitration bit. It then reads
back to see if the bit is set.
Not like DRAM memory access, this arbitration hardware is surely cannot be interrupted.
Subscribe to:
Post Comments (Atom)
-
Explain There is not interrupt PIN for PCIe interrupt. When device wants to raise an interrupt, an interrupt message is sent to host via ... -
Configure Space Addressing One of the major improvements the PCI Local Bus had over other I/O architectures was its configuration mechanism... -
What is LMA and VMA Every loadable or allocatable output section has two addresses. The first is the VMA, or virtual memory address. This ...
No comments:
Post a Comment